Vaidyanathan, Kaushik  <br/><br/>
Design Technology Co-Optimization in the Era of Sub-Resolution IC Scaling  [eBook] 

 - Washington, USA  SPIE  2016 
 - Online resource 
<br/><br/><label>ISBN: </label>9781628416695 (Online) 9781628419054 (Print)